A 7 bit 1 GS/s pipelined folding and interpolating ADC with coarse-stage-free joint encoding
نویسندگان
چکیده
This paper presents a single-channel 1.0-GS/s 7-bit pipelined folding and interpolating analog-to-digital converter (PL-FAIADC) used in ultra wide band (UWB) system. An improved joint encoding method is proposed to eliminate the coarse sub-ADC and reduce the power consumption. Double-diode bootstrapped inter-stage switch is adopted to reach the pipelined working and improve the overall efficiency of speed. The ADC implemented in 0.13-μm CMOS technology achieves the signal-to-noise-and-distortion ratio (SNDR) of 37.89 dB and the spurious-free dynamic range (SFDR) of 45.89 dB for 498MHz input frequency at the rate of 1.0GS/s. The power consumption is 98mW with sampling rate of 1.0GS/s and supply voltage of 1.2/ 2.5V. The peak figure-of-merit (FoM) is 1.54 pJ/conversion-step.
منابع مشابه
A Wide Input Bandwidth 7-bit 300-MSample/s Folding and Current-Mode Interpolating ADC
A 7-bit Nyquist folding and interpolating analog-to-digital converter (ADC) that converts at 300 MSamples/s is presented. Using current-mode signal processing techniques for analog preprocessing and a front-end sample-and-hold, the proposed 7-bit folding and interpolating ADC yields a wide input bandwidth up to 60 MHz with six effective number of bits. The ADC consumes 200 mW from a 3.3-V power...
متن کاملLow Power Coarse Converter for Folding & Interpolating ADC using 0.18μM Technology
Folding and interpolating A/D converters have been shown to be an effective means of digitization of high bandwidth signals at intermediate resolution. The paper focuses on design of low power 3-bit coarse converter for folding and interpolating ADC. The folding amplifier can be used to produce more than one zero-crossing point to reduce required number of comparators. The coarse converter is d...
متن کاملA 45 nm 9-bit 1 GS/s High Precision CMOS Folding A/D Converter with an Odd Number of Folding Blocks
In this paper, a 9-bit 1GS/s high precision folding A/D converter with a 45 nm CMOS technology is proposed. In order to improve the asymmetrical boundary condition error of a conventional folding ADC, a novel scheme with an odd number of folding blocks is proposed. Further, a new digital encoding technique is described to implement the odd number of folding technique. The proposed ADC employs a...
متن کاملA 10 Bit 40-MS/s Pipelined Analog-to-Digital Converter for IEEE 802.11a WLAN Systems
This work describes a 10-bit 40MS/s pipelined analog-to-digital converter (ADC) which is used in IEEE 802.11a WLAN system. This pipelined ADC is consisted of one sample-and-hold (S/H) circuit and nine uniform pipelined stages. In this pipelined ADC, the resolution for the S/H circuit and each single pipelined stage is up to 12 bit and 14 bit respectively at 8 MHz input frequency. The spurious f...
متن کاملCompact low-power 7-bit 2.6 GS/s 65 nm CMOS ADC for 60 GHz applications
A 7-bit, 2.6 GS/s time-interleaved analogue-to-digital converter (ADC) for 60 GHz applications is designed and fabricated in 65 nm CMOS. The proposed subranging ADC architecture with time-shifting track-and-hold and two-phase amplification and encoding significantly enhances the speed of individual ADCs and reduces the number of interleaved channels to only four. At 2.6 GS/s sampling rate with ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Electronic Express
دوره 11 شماره
صفحات -
تاریخ انتشار 2014